# **Fujitsu Server PRIMERGY & PRIMEQUEST FUJITSU** BIOS optimization for 4th Generation Xeon Scalable Processor-based systems

This document explains the BIOS settings that can be modified for the 4th generation Intel Xeon Scalable processor-based PRIMERGY server generation (PRIMERGY RX2530 M7, RX2540 M7, CX2550 M7, CX2560 M7, TX2550 M7, RX4770 M7, and RX8770 M7) and PRIMEQUEST 4000 series.

Its purpose is so that the user can optimize the BIOS settings according to their personal requirements. The objectives are to optimize PRIMERGY / PRIMEQUEST servers for either maximum performance or maximum energy efficiency. As far as performance is concerned, application scenarios that emphasize minimizing response time as much as possible are also taken into account in addition to optimization for maximum throughput.



## Contents

Overview	, <b>3</b>
Application scenarios	. 4
Performance	
Low Latency	4
Energy savings / Energy efficiency	
Application Profile	5
PRIMERGY / PRIMEQUEST BIOS options	
Recommendations for optimization	7
BIOS options details	12
Appendix	
Literature	36

## Overview

When Fujitsu PRIMERGY / PRIMEQUEST servers leave the factory, they are already configured with BIOS standard settings, which provide an optimal ratio between performance and energy efficiency for the most common application scenarios. And yet there are situations in which it may be necessary to modify the standard settings depending on requirements for the most throughput possible (performance), as little latency as possible (low latency), or emphasizing as much energy conservation as possible (energy efficiency). This document offers best-practice recommendations for optimal BIOS settings for these three scenarios, which are explained in more detail below. In addition to the BIOS settings, the entire system must also be considered when optimizing PRIMERGY / PRIMEQUEST servers. The following aspects should be given consideration when planning server systems:

Server hardware

<ul><li>Processor:</li><li>Memory:</li></ul>	Number of cores and frequency Memory type (3DS DIMM, LR DIMM, RDIMM, NVDIMM, HBM) and
	memory configuration
<ul> <li>I/O cards:</li> </ul>	Optimal distribution of several cards over PCIe slots

- Operating system and application software
  - Hypervisor: vSphere, Hyper-V, KVM
     Power plan: Performance or energy efficiency
     Tuping: Kornel, registry, interrupt binding, thread enlitting
  - Tuning: Kernel, registry, interrupt binding, thread splitting
- Network

<ul> <li>Network technology:</li> </ul>	1/10/25/40/100 Gbit Ethernet, Fiber Channel, InfiniBand, RDMA
<ul> <li>Network architecture:</li> </ul>	Switches, multichannel

• Storage

<ul> <li>Technology:</li> </ul>	RAID, Fiber Channel, Direct Attached, NVMe
Disks:	HDD, SSD, SATA, SAS

- Accelerator
  - Architecture: GPU, GPGPU, FPGA

## **Application scenarios**



## Performance

Thanks to the latest multi-processor, multi-core, and multi-threading technology in conjunction with current operating systems and applications, today's PRIMERGY / PRIMEQUEST servers based on the Intel Xeon Scalable Processors deliver the highest levels of performance. This is proven by the numerous benchmark publications of the Standard

Performance Evaluation Corporation (SPEC), SAP, or VMware. When you emphasize server performance, you mostly mean throughput. Users, for whom maximum performance is essential, are interested in carrying out as many parallel computing operations as possible and utilizing if possible, all the resources of the parallel processor. Although PRIMERGY / PRIMEQUEST servers with the standard settings already provide an optimal ratio between performance and energy efficiency, it is possible to further optimize the system regarding performance and to a lesser degree energy efficiency via the BIOS. Performance optimization is a matter of operating all the components in the system at the fastest speed possible and preventing the energy-saving options from slowing down the system. Therefore, optimization toward maximum performance is in most cases also associated with an increase in electrical power consumption.



## Low Latency

Minimum possible latency is a requirement that comes from the High Performance Computing (HPC) sector in particular and from finance market applications, where the object is to process millions of transactions per second and data in real time without any delay. Users in this segment are not primarily concerned with achieving the maximum

possible throughput through system optimization but emphasize more on increasing the speed of each individual transaction, i.e., reducing the time required to perform an individual transaction. In such cases, the focus is placed on the response time of a system, the so-called latency (typically measured in nanoseconds, microseconds, or milliseconds). The BIOS offers a variety of options to reduce latency. On the one hand, it is possible - such as when you know that the corresponding application does not make efficient use of all the threads available in the hardware - to disable threads that are not needed (Hyper-Threading) or even cores in the BIOS in order in this way to minimize fluctuations in computing speed that especially occur in a number of HPC applications. Furthermore, the disabling of cores that are not needed can improve the Turbo mode performance of the remaining cores under certain operating conditions. On the other hand, there are scenarios which require performance that is as constant as possible. In this case, it is necessary to keep the response time constant by avoiding configurations, in which changes in frequency occur, such as with Turbo mode. Although the current generation of Intel processors delivers a clearly better Turbo mode performance than the predecessor generations, the maximum Turbo mode frequency is not guaranteed under certain operating conditions. In such cases, disabling the Turbo mode can help avoid changes in frequency. Energy-saving functions, whose aim is to save energy whenever possible, through frequency/voltage reduction and through the disabling of certain function blocks and components, also have a negative impact on the response time. The stricter the energy-saving mode, the lower the performance. Furthermore, in each one of these energy-saving modes, the processor requires a certain time in order to change back from temporarily reduced performance to maximum performance. This time worsens the latency of the system, particularly after a transaction is pending and the system remains idle, or if the system load fluctuates irregularly. This document explains how to configure the power saving modes for users from the low-latency segment in order to minimize system latency. However, the optimization of server latency, particularly in an idle state, always results in higher electrical power consumption.

## Note about "Performance" and "Low latency":

The maximum throughput or minimum latency of the I/O system can be of significance for I/O critical applications. These values have - in conjunction with the I/O system - a different meaning to the one associated with processors. For example, the I/O throughput means the amount of data transferred per time unit by the I/O system. In order to achieve maximum I/O throughout or minimum I/O latency, the BIOS optimization of the processors does not have to be set at maximum throughput of computing operations (i.e., "performance") or "low latency". In most situations, the BIOS standard settings are optimal and are in conjunction with optimally set I/O components. This almost always provides the highest possible optimization for these components. However, in certain rare situations, these target values can be missed with very high requirements (for SSDs). The solution can be either to set the BIOS option [Uncore Frequency Scaling] to [Maximum] or the BIOS option [Utilization Profile] (see the respective section for a more detailed description).



## Energy savings / Energy efficiency

In addition to the scenarios for maximum throughput and minimum latency, there are also environments in which energy consumption is emphasized more than performance. Two different objectives are pursued regarding this.

One way is to select the BIOS options in such a way that the lowest possible electrical power consumption is achieved in each case. This is for example an option for data center operators, who only have a restricted budget of electrical power and are aiming to reduce power consumption for each rack and for each server respectively with performance only playing a subordinate role. Optimization in this direction consists primarily of modifying the settings to reduce the speed and thus the performance of the server.

The other way is to configure a server in such a way that it gives the best possible ratio between throughput and electrical power consumption. This is the only way to achieve the optimal energy efficiency of a server (measured in performance per watt). Such optimization is particularly targeted by data center operators, for whom the maximum performance of a server is of secondary importance and optimizing total cost of ownership is more significant.

Numerous publications of the Standard Performance Evaluation Corporation (SPEC) with the first industry-standard benchmark for measuring energy efficiency in servers, the SPECpower\_ssj2008, as well as VMmark V3 Performance with Server Power prove that PRIMERGY / PRIMEQUEST servers are also the best choice when it comes to energy-efficient servers.

## **Application Profile**

Though general applications can be categorized into above 3 types, it requires the user's effort of the setting individual BIOS options to achieve the best performance. So [Application Profile] option was added from PRIMERGY / PRIMEQUEST servers with 3rd generation Intel Xeon scalable processors for the convenience of users. Users can configure the optimized BIOS settings automatically by selecting a workload which is close to their actual operational environment. Please refer to Appendix for the detailed settings for each profile.

PRIMERGY / PRIMEQUEST servers provide the following 10 type of application profiles.

## Total Throughput Performance

The profile optimized for the workload which requires the maximum throughput.

## Single Thread Performance

The profile optimized for the workload which requires the peak performance of single core, rather than the throughput.

#### • Low Latency

The profile to minimize the execution time of individual processing

#### • Energy Efficiency

The profile to balance between the performance and the power

#### I/O Throughput

The profile optimized for the workload which requires I/O throughput performance

#### Virtualization Performance

The profile optimized for the workload which requires the performance for virtualization host environment such as VMware vSphere.

### Online Transaction Processing

The profile optimized for the workload such as online transaction processing applications used in the database back-end.

#### Online Analytical Processing In-Memory DB

The profile optimized for the workload of In-Memory Database as represented by SAP HANA

#### CPU Intensive HPC

The profile optimized for the workload in High performance computing (HPC) area, which mainly requires CPU performance, rather than Memory performance.

#### • Memory Intensive HPC

The profile optimized for the workload in High performance computing (HPC) area, which mainly requires Memory performance, rather than CPU performance.

#### Note :

- Although the settings selected in this BIOS option have been validated in some typical workloads, the actual workload varies widely and cannot be uniformly categorized into the above 10 profiles. After selecting the profile which most closely matches your workload in this BIOS option, you can change the BIOS options individually as needed.
- As of September 2023, this feature has not been implemented and is not effective. For details on whether this feature is effective, please refer to BIOS release notes for each server model.

## **PRIMERGY / PRIMEQUEST BIOS options**

This white paper contains information about BIOS options that are valid for Intel Xeon Scalable processor based PRIMERGY / PRIMEQUEST servers. These servers are:

- PRIMERGY RX2530 M7
- PRIMERGY RX2540 M7
- PRIMERGY CX2550 M7
- PRIMERGY CX2560 M7
- PRIMERGY TX2550 M7
- PRIMERGY RX4770 M7
- PRIMERGY RX8770 M7
- PRIMEQUEST 4000 series

The BIOS of the PRIMERGY / PRIMEQUEST servers is being continuously developed. Therefore, it is important to use the latest BIOS version in each case so as to have all the BIOS functions listed here available. The appropriate downloads are available on the Internet at <a href="https://www.fujitsu.com/global/support">https://www.fujitsu.com/global/support</a>.

## **Recommendations for optimization**

The following tables list recommendations for BIOS options, which optimize the PRIMERGY / PRIMEQUEST servers either for best performance, low latency, or maximum energy efficiency. To change the BIOS options, it is first of all necessary to call up the BIOS setup during the system self-test (Power On Self Test = POST). More information about this can be found in the server manual.

Many of the BIOS options listed here have interdependencies. This can result in certain changes to specific options alone displaying undesirable system behavior and only having the desired effect when further options are also changed at the same time. Before changes are made to the BIOS options contained in the following tables, it is recommended that you look at the footnotes and subsequent descriptions of the BIOS options. Furthermore, any changes should first be examined in a test environment for the required effect, before transferring them to the production environment.

In addition to the recommendations for BIOS options, particular attention should also be paid to the selection and tuning of the operating system when planning a server system. Depending on the use, the selection of a specific operating system and its tuning can influence performance, latency, and energy efficiency. Additional information regarding the tuning for individual operating systems is available at the following links.

- Microsoft Windows:
   <a href="https://docs.microsoft.com/en-us/windows-server/administration/performance-tuning/">https://docs.microsoft.com/en-us/windows-server/administration/performance-tuning/</a>
- RedHat Linux:

https://access.redhat.com/documentation/enus/red\_hat\_enterprise\_linux/8/html/monitoring\_and\_managing\_system\_status\_and\_performanc e/index https://access.redhat.com/documentation/en-

us/red\_hat\_enterprise\_linux/9/html/monitoring\_and\_managing\_system\_status\_and\_performanc\_ e/index • SUSE Linux:

https://documentation.suse.com/sles/15-SP4/html/SLES-all/book-tuning.html https://documentation.suse.com/sles/15-SP5/html/SLES-all/book-tuning.html

• VMware vSphere:

https://www.vmware.com/files/pdf/techpaper/VMW-Tuning-Latency-Sensitive-Workloads.pdf https://www.vmware.com/techpapers/2022/vsphere-esxi-vcenter-server-70U3-performancebest-practices.html

https://www.vmware.com/techpapers/2022/vsphere-esxi-vcenter-server-80-performance-best-practices.html

https://www.vmware.com/techpapers/2023/vsphere-esxi-vcenter-server-80U1-performancebest-practices.html

#### **Recommended BIOS settings**

BIOS Setup Menu	Setting <sup>1</sup>	Performance	Low Latency	Energy Efficient
Configuration -> CPU Configur	ation			
Hyper-Threading	Disabled / Enabled	Enabled	Disabled <sup>2</sup>	Enabled
Active Processor Cores	[ <b>0</b> <sup>3</sup> – n]	0	1 – n <sup>4</sup>	0
Prefetcher • Hardware Prefetcher • Adjacent Cache Line Prefetch • DCU Streamer Prefetcher	Disabled <sup>5</sup> / Enabled	Enabled	Enabled	Disabled
DCU IP Prefetcher		Disabled	Enabled	Enabled
• L2 RFO Prefetch		Enabled	Enabled	Enabled
LLC Prefetch	<b>Disabled</b> / Enabled	Disabled	Disabled	Disabled
• Homeless Prefetch	Disabled / Enabled / <b>Auto</b>	Auto	Auto	Auto
Enhanced SpeedStep	Disabled / Enabled	Enabled	Enabled	Enabled
Turbo Mode <sup>6</sup>	Disabled / Enabled	Enabled	Enabled <sup>7</sup>	Enabled
Override OS Energy Performance <sup>8</sup>	<b>Disabled</b> / Enabled	Disabled	Enabled	Disabled

<sup>1</sup> The settings in bold print are the default values.

- <sup>2</sup> Hyper-Threading doubles the number of logical cores but can also result in performance fluctuations. Disabling can improve latency.
- <sup>3</sup> [0] means all cores are enabled.
- <sup>4</sup> By restricting the number of active cores for applications that are single-threaded or applications that do not use all the CPU threads, it is possible to improve Turbo Mode performance.
- <sup>5</sup> The disabling of the prefetchers increases energy efficiency if performance remains the same or improves. This should be verified in advance for the individual prefetchers.
- <sup>6</sup> This option is only visible if [Enhanced SpeedStep] is [Enabled].
- <sup>7</sup> Maximum Turbo Mode performance is not guaranteed under all operating conditions, which can result in fluctuations in performance. The turbo mode option should be set to [Disabled] for a stable and consistent response time.
- <sup>8</sup> If the operating system in use is able to set the "energy efficient policy" for the CPUs, set [Override OS Energy Performance] to [Disabled] then the settings for the [Energy Performance] option should be made via the operating system's power plan. If the operating system is incapable of this, or you do not want to leave this up to the operating system, you can set the option to [Enabled] and make the [Energy Performance] setting via the BIOS.

#### BIOS optimization for 4th Generation Xeon Scalable Processor-based systems

BIOS Setup Menu	Settings <sup>1</sup>	Performance	Low Latency	Energy Efficient
Energy Performance	Performance <sup>9</sup> / Balanced Performance / Balanced Energy / <b>Energy Efficient</b>	Energy Efficient	Performance	Energy Efficient
Utilization Profile	<b>Even</b> / Unbalanced	Even	Unbalanced	Even
P-State Coordination	HW_ALL / SW_ALL	HW_ALL	HW_ALL	HW_ALL
HWPM Support <sup>6</sup>	Disabled / Native Mode / OOB Mode / Native Mode with no legacy	Native Mode	Disabled	Native Mode
CPU C1E Support	Enabled / Disabled	Enabled	Disabled	Enabled
CPU C6 Report	Disabled / Enabled	Enabled	Disabled	Enabled
Package C State limit	C0°/ C2/ <b>C6</b> / C6 (Retention) / No Limit	C0	CO	C6 (Retention)
UPI Link L1	Disabled / Enabled	Enabled	Disabled	Enabled
Uncore Frequency Scaling	<b>Auto</b> / Maximum / Power Balanced	Auto	Maximum <sup>10</sup>	Power Balanced
Stale AtoS	Disabled / Enabled / <b>Auto</b>	Auto	Auto	Auto
LLC Dead Line Alloc	Disabled / Enabled	Disabled	Enabled	Enabled
CPU Performance Boost <sup>11</sup>	<b>Disabled</b> / Moderate / Aggressive	Disabled	Disabled	Disabled

<sup>11</sup> Not available for RX8770 M7

<sup>&</sup>lt;sup>9</sup> The default value in PRIMEQUEST 4000 series

<sup>&</sup>lt;sup>10</sup> The [Maximum] setting for this option can be advantageous for applications with a high I/O utilization, but low core utilization.

BIOS optimization for 4th Generation Xeon Scalable Processor-based systems

BIOS Setup Menu	Settings <sup>1</sup>	Performance	Low Latency	Energy Efficient
Loctorem Thresholds Normal <sup>12</sup>	<b>Auto</b> / Low	Auto	Auto	Auto
Loctorem Thresholds Empty <sup>12</sup>	Auto / Low	Auto	Auto	Auto
OSB (Opportunistic Snoop Broadcast) <sup>12</sup>	Disabled / Enabled / <b>Auto</b>	Auto	Auto	Auto
Configuration -> Memory Confi	guration	1		
Virtual NUMA	<b>Disabled</b> / Enabled			
SNC(Sub NUMA)	<b>Disabled</b> / Enable SNC2 / Enable SNC4 <sup>13</sup>	Enable SNC4 <sup>14</sup>	Enable SNC4 <sup>14</sup>	Enable SNC4 <sup>14</sup>
UMA-Based Clustering <sup>15</sup>	Hemisphere (2-clusters) / Quadrant (4-clusters)	Quadrant (4- clusters)	Quadrant (4- clusters)	Quadrant (4- clusters)
DDR Performance	Performance optimized / Energy optimized	Performance optimized	Performance optimized	Performance optimized
Patrol Scrub	<b>Disabled</b> / Enabled at End of POST	Disabled	Disabled	Disabled

<sup>&</sup>lt;sup>12</sup> Available for RX4770 M7 / RX8770 M7

<sup>&</sup>lt;sup>13</sup> This option is only available for XCC.

<sup>&</sup>lt;sup>14</sup> [Enable SNC2] for MCC because [Enable SNC4] is not available.

<sup>&</sup>lt;sup>15</sup> This option is only available if [SNC(Sub NUMA)] is [Disabled] and is not visible for MCC.

## **BIOS options details**

## Hyper-Threading

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration <cpu configuration<="" td=""><td>Hyper-Threading</td><td>Disabled <b>Enabled</b></td><td>Enabled</td><td>Disabled</td><td>Enabled</td></cpu>	Hyper-Threading	Disabled <b>Enabled</b>	Enabled	Disabled	Enabled

Generally, Fujitsu recommends that you enable [Hyper-Threading] ([Enabled]). Nevertheless, it can make sense to disable [Hyper-Threading] for applications that especially attach importance to the shortest possible response times (e.g., for trading software from the finance market or HPC applications). Users from these fields are usually less interested in maximum system throughput, which is provided by the additional threads, than in the performance and stability of an individual thread. The disabling of [Hyper-Threading] can prevent the associated performance fluctuations of computing operations and thus improve latency.

## **Active Processor Cores**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration <cpu configuration<="" td=""><td>Active Processor Cores</td><td>[<b>0</b> – n]</td><td>0</td><td>1 - n</td><td>0</td></cpu>	Active Processor Cores	[ <b>0</b> – n]	0	1 - n	0

It is possible to disable individual cores of a processor in the BIOS (e.g., four cores on a 10-core processor can be disabled). In this case, you can now use the L3 cache which would be larger than when there were 10 cores for the remaining cores. Although maximum throughput is generally achieved with all the cores, you can utilize the Turbo Mode frequency which is higher than the remaining active cores by disabling the cores that are not needed. This is advantageous especially with latency-sensitive applications that do not utilize all the cores. This works because the disabled cores reduce the electrical power consumption of the processor and thereby allowing higher Turbo Mode frequencies on the remaining cores. This does not necessarily work with all the load profiles. Particularly, there is not much an effect on power-hungry AVX applications.

## Prefetcher

BIOS Setup Menu	<b>BIOS Option</b>	Setting	Performance	Low Latency	Energy Efficiency
Configuration >CPU Configuration	Hardware Prefetcher Adjacent Cache Line Prefetch DCU Streamer Prefetcher	Disabled <b>Enabled</b>	Enabled	Enabled	Disabled
	DCU Ip Prefetcher	_	Disabled	Enabled	Enabled
	L2 RFO Prefetch	-	Enabled	Enabled	Enabled
	LLC Prefetch	<b>Disabled</b> Enabled	Disabled	Disabled	Disabled
	Homeless Prefetch	Disabled Enabled <b>Auto</b>	Auto	Auto	Auto

The PRIMERGY / PRIMEQUEST server BIOS has several prefetcher options as above.

The prefetchers are processor functions, which enable data to be loaded in advance according to specific patterns from the main memory to the L1 or L2 cache of the processor. Enabling the prefetchers usually ensures a higher cache hit rate and thus increases the overall performance of the system. Application scenarios, in which memory transfer is a performance bottleneck, are the exception to this. In these cases, it can be advantageous to set the prefetcher options to [Disabled] so the bandwidth that is otherwise used for the prefetching can be used. Furthermore, the power consumption of the server can be slightly reduced by disabling the prefetchers. Before the prefetcher options are changed on the active systems, the effects of the individual settings for the respective application scenario should first be examined in a test environment.

Details of the individual prefetchers:

Hardware Prefetcher	This prefetcher looks for data streams on the assumption that if the data is requested at address A and A+1, the data will also presumably be required at address A+2. This data is then prefetched into the L2 cache from the main memory.
Adjacent Cache Line Prefetch	This prefetcher always collects cache line pairs (128 bytes) from the main memory, providing that the data is not already contained in the cache. If this prefetcher is disabled, only one cache line (64 bytes) is collected, which contains the data required by the processor.
DCU Streamer Prefetcher	This prefetcher is a L1 data cache prefetcher, which detects multiple loads from the same cache line done within a time limit. Based on the assumption that the next cache line is also required, this is then loaded in advance to the L1 cache from the L2 cache or the main memory.
DCU Ip Prefetcher	This L1-cache prefetcher looks for sequential load history and attempts on this basis to determine the next data to be expected and, if necessary, to prefetch this data from the L2 cache or the main memory into the L1 cache.

L2 RFO Prefetch	This prefetcher puts out an RFO (Read For Ownership) to get write privileges when prefetching data from memory to L2 cache.
LLC Prefetch	In the Xeon Scalable Processor family, L3 cache (LLC: Last Level Cache) is non-inclusive and data from main memory is loaded directory to L2 cache. This prefetcher enables cores to prefetch data from main memory to the LLC.
Homeless Prefetch	This prefetcher prefetches data to L2 cache (MLC: Mid-Level Cache) if the L1 cache does not have enough resources. If [Auto] is set, BIOS selects [Disabled] for XCC and [Enabled] for MCC. The setting [Enabled] reduces the latency for cache misses, but depending on the workload, prefetch requests can overwhelm the uncore and throttling may occur.

## Enhanced SpeedStep

BIOS Setup Menu	BIOS Option	Setting	Performance		Energy Efficiency
Configuration <cpu configuration<="" td=""><td>Enhanced SpeedStep</td><td>Disabled <b>Enabled</b></td><td>Enabled</td><td>Enabled</td><td>Enabled</td></cpu>	Enhanced SpeedStep	Disabled <b>Enabled</b>	Enabled	Enabled	Enabled


Enhanced Intel SpeedStep Technology (EIST) is a power saving function that allows individual cores or even the entire processor to adapt its performance to specific load profiles. This is achieved by reducing frequency and voltage when maximum computing performance is not required, which in turn considerably reduces energy requirements in part. Since the distribution of the computing performance is subject to the operating system and the therein implemented strategies (e.g., the power plan provided), Fujitsu recommends leaving the option [Enhanced SpeedStep] enabled. If this option is disabled, the Turbo Mode function, which allows more computing performance to be made available at short notice by increasing the frequency above nominal frequency, is also not available.

## Turbo Mode

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >CPU Configuration	Turbo Mode	Disabled <b>Enabled</b>	Enabled	Enabled	Enabled

This BIOS option enables and disables the Intel Turbo Boost Technology function of the processor. The Turbo Boost technology function permits the processor to provide more computing performance at short notice by increasing the frequency above the nominal frequency. The maximum achievable frequency is influenced by numerous factors - processor type, number of active processor cores, power supply, current electrical power consumption, temperature, as well as the instructions that have to be executed (whether AVX512 instructions are used, AVX2.0 instructions are used, or Non-AVX instructions are used).

The following Figure shows Xeon 8490H maximum achievable core frequency per number of active processor cores. Here, active processor core means a core which is enabled by [Active processor core] and is not "C6 C-State". (See [Active processor cores] and [CPU C6 report] for details.)



In addition to these general conditions, the quality of the processors also plays a major role for the Turbo Mode performance, particularly with HPC applications. Thus, for example the production variance results in the individual processors of the same type having a different power consumption under the same load.

Generally, Fujitsu always recommends leaving the [Turbo Mode] option set at the standard setting [Enabled], as performance is substantially increased by the higher frequencies. However, as the higher frequencies depend on its operating conditions as mentioned above and are not always guaranteed, it can be advantageous for application scenarios, in which you want constant performance or to lower electrical power consumption, to disable the [Turbo Mode] option.

## **Override OS Energy Performance**

BIOS Setup Menu	BIOS Option	Setting	Performance		Energy Efficiency
Configuration >CPU Configuration	Override OS Energy Performance	<b>Disabled</b> Enabled	Disabled	Enabled	Disabled

The new generation of Intel Xeon based processors comes with a large number of energy-saving options. The so-called power control unit (PCU) in the processors takes on the central role of controlling all these energy-saving options. The PCU can be parameterized in order to consequently control the settings more in the direction of energy efficiency or in the direction of maximum performance. This can be done in two ways. The standard setting allows you to control the [Energy Performance] option through the operating system. Depending on the selected power plan, which is set in the operating system, a specific value is written in a CPU register. This register is then evaluated by the PCU and the energy-saving functions of the CPU are controlled accordingly. The other option is to set the [Energy Performance] option directly via the BIOS and thus override the setting of the operating system. This makes particular sense if e.g., an older operating system is not able to write to this special CPU register, or if you want to set the energy-saving options centrally from the BIOS, i.e., independent of the operating system. In this case, the BIOS option [Override OS Energy Performance] must be enabled.

If hardware power management ([HWPM Support]) setting is [OOB Mode], then the option [Override OS Energy Performance] is enabled as the standard. Furthermore, in this case, the preference and PCU parameterization as regards energy efficiency or performance must be selected in this case via the BIOS option [Energy Performance].

## **Energy Performance**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >CPU Configuration	Energy Performance	Performance Balanced Performance Balanced Energy	Energy Efficient	Performance	Energy Efficient
		Energy Efficient			

Depending on the setting, this BIOS option parameterizes the internal "Power Control Unit (PCU)" of the Intel processors and optimizes the power management functions of the processors between performance and energy efficiency. Possible settings are [Performance], [Balanced Performance], [Balanced Energy] and [Energy Efficient].

Energy Performance settings, also known as "Energy Performance Bias", can be set from the OS, but if the BIOS option [Override OS Energy Performance] is set to [Enabled], this setting specified in the BIOS is forced into effect. If [Override OS Energy Performance] is set to [Disabled], the operating system takes on the task of setting the [Energy Performance] via the power plan. However, this setting may affect the OS power policy depending on the OS type and settings.

## **Utilization Profile**

BIOS Setup Menu	BIOS Option	Setting	Performance		Energy Efficiency
Configuration <cpu configuration<="" td=""><td>Utilization Profile</td><td><b>Even</b> Unbalanced</td><td>Even</td><td>Unbalanced</td><td>Even</td></cpu>	Utilization Profile	<b>Even</b> Unbalanced	Even	Unbalanced	Even

The option [Utilization Profile] is used to parameterize an energy-saving option, which monitors both the UPI and the PCIe bandwidth, and attempts to adapt the processor frequency based on the utilization. The standard setting is [Even], because it is assumed that the CPU load is evenly distributed over all the processors, and in this way, the appropriate frequency is optimally adapted based on the CPU utilization. The [Even] setting accordingly ensures a less aggressive increase in the processor frequency. On the other hand, the [Unbalanced] setting targets application scenarios with high PCIe utilization for a low CPU load. Configurations with GPGPUs are a typical example of this. In such cases, the operating system could as a result of the rather lower utilization of the CPUs request accordingly lower frequencies, although in fact a high frequency is needed in order to achieve the maximum possible PCIe bandwidth. The [Unbalanced] setting ensures that in the case of high UPI or PCIe utilization the frequency of the processors is aggressively increased - even if CPU utilization is low. Fujitsu generally recommends working with the standard setting [Even], because this setting is clearly more energy efficient. However, if performance problems occur in application scenarios, in which a high PCIe bandwidth is required, the [Unbalanced] setting can counteract this.

## **P-State Coordination**

BIOS Setup Menu	BIOS Option	Setting	Performance		Energy Efficiency
Configuration >CPU Configuration	P-State Coordination	<b>HW_ALL</b> SW_ALL	HW_ALL	HW_ALL	HW_ALL

The option [P-STATE Coordination] determines whether to select the processor hardware or OS to be responsible for the control of P-STATE. The standard [HW\_ALL] setting selects the processor hardware to coordinate and performs the transition of P-STATE among all logical processors in a package. [SW\_ALL] setting selects OS Power Management (OSPM) to do it.

## **HWPM Support**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration	HWPM Support	Disabled	Native Mode	Disabled	Native Mode
>CPU Configuration		Native Mode			
		OOB Mode			
		Native Mode with no legacy			

HWPM stands for hardware power management and is a new power saving function that was introduced with the Intel Broadwell processor generation and enhanced with Intel Skylake processor generation. The option [HWPM support] can be used to configure two operating modes, which - depending on the respective utilization - assume control of the processor frequency in a similar way to legacy power management, which is based on enhanced Intel SpeedStep technology. In contrast to legacy power management, in which utilization evaluation and control of the P-states is regulated by the operating system, i.e., in the software, these tasks are in the case of hardware power management taken on in the hardware by the processor itself. Hardware power management can be the better choice for operating systems, which do not offer legacy power management support or offer inefficient legacy power management support.

The setting [Native Mode] provides the operating system with an interface, via which restrictions and information regarding power management can be passed on, and which are then considered by hardware power management for control. If on the other hand the setting [OOB Mode] is enabled, hardware power management then autonomously takes control of the processor frequency, i.e., completely independently of the operating system. If the setting [Native Mode with no legacy] is enabled, the BIOS provides the OS with only the interface which is used to inform power management control in HWPM [Native Mode]. This means that the BIOS doesn't provide legacy P-state information to the OS. The BIOS options [Enhanced SpeedStep] and [Turbo Mode] are still available in both [Native Mode] and in [OOB Mode] and are considered by hardware power management in Broadwell generations. If [HWPM Support] is [Disabled], legacy power management is enabled via [Enhanced SpeedStep].

## **CPU C1E Support**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration <cpu configuration<="" td=""><td>CPU C1E Support</td><td><b>Enabled</b> Disabled</td><td>Enabled</td><td>Disabled</td><td>Enabled</td></cpu>	CPU C1E Support	<b>Enabled</b> Disabled	Enabled	Disabled	Enabled

Intel Xeon Scalable processor supports four C-States, C0, C1, C1E, and C6. The CPU C-states except for C0 are a type of sleep state. Power consumption becomes lower in the order of C0, C1, C1E, C6, but wake-up time becomes longer in the same order.

C-State transition is triggered by operating system request. If this option is enabled, request to C1 transition by the operating system is handled as a request to C1E transition by the processor and results in slightly lower power consumption. Some operating systems request direct transition to C1E and in this case this option has no effect.

C1E ensures that the frequency is clocked down to the lowest frequency supported by the processors. This takes place regardless of Intel SpeedStep technology. In other words, even if the setting that the processor is to run with maximum frequency is made via the power plan of the operating system, C1E would - if enabled - ensure that the processor in an idle state clocks down to the lowest frequency. This can be disadvantageous with low latency applications in particular, because the clocking down and back up again of the frequency increases the latency. In such cases, the setting can be changed to [Disabled]. Fujitsu recommends that you enable this option except for latency sensitive workloads.

## **CPU C6 Report**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration <cpu configuration<="" td=""><td>CPU C6 Report</td><td><b>Enabled</b> Disabled</td><td>Enabled</td><td>Disabled</td><td>Enabled</td></cpu>	CPU C6 Report	<b>Enabled</b> Disabled	Enabled	Disabled	Enabled

This BIOS option is used to inform the operating system whether it can use the CPU C6 states ([Enabled]) or not ([Disabled]). C3 State is no longer supported in Xeon Scalable processor generation.

Since the wake-up from these C-states increases latency, it is advisable to change the setting to [Disabled] for the CPU C6 Report for applications where maximum performance with the lowest possible response time matters. It should be borne in mind that if CPU C6 C-state is disabled, the highest possible Turbo Mode frequency can no longer be achieved. In this case and regardless of the number of active cores, the highest Turbo Mode frequency would be limited to the maximum frequency that is possible if all the cores are active. Depending on the processor type, this is usually considerably lower. For maximum Turbo Mode frequency, it is necessary, unless all cores are enabled, to set [CPU C6 Report] to [Enabled]. Using the [Disabled] setting for the BIOS option [CPU C6 Report] only prevents the BIOS from transferring the appropriate CPU C-state via the ACPI to the operating system, which is then usually no longer in a position to use this state. CPU core C-state related BIOS settings will have no effect on some operating systems, notably on Linux distributions that use the "intel\_idle" driver (as of 2021, all enterprise Linux distributions supported by Fujitsu). There are two ways to achieve C-State setting you want. The first way is to set the appropriate BIOS C-State options and to disable this driver by using the Linux kernel parameter "intel idle.max cstate=0". The Linux kernel will then instead use the acpi standard idle driver that corresponds to the BIOS settings. The second way is to use the Linux command "cpupower", which can set the C-State which the operating system uses regardless of BIOS options.

#### Performance **Processor Performance Processor Idle Power State (P-State) Power State (C-State)** Known as Enhanced Intel SpeedStep Technology C-states reduce the electrical power (EIST) or Demand Based Switching (DBS) consumption if the processor is not executing Based on CPU utilization the P-states reduce the code electrical power consumption, whereas the Parts of the processor can be disabled processor executes code C-0 → Processor active P-states are a combination of processor voltage ■ C-6 → Processor in deep power down and processor frequency P-states can be compared with various performance levels

### **Reference : Processor Power States**

## Package C State limit

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >CPU Configuration	Package C State limit	C0 C2	C0	C0	C6 (Retention)
ZFO Comgulation		C6			
		C6 (Retention)			
		No Limit			

In addition to the CPU or core C-states, there are also so-called package C-states, which not only allow the individual cores of a processor, but the entire processor chip to be put into a type of sleep state. As a result, power consumption is even further reduced. The "waking-up time" that is required to change from the lower package C-states to the active C0 state is even longer in comparison with the CPU or core C-states. If the [C0] setting is made in the BIOS, the processor chip always remains active. However, if it is foreseeable that the server has longer idle periods during operating hours and that latency does not play a role when "waking up" from the package C-states, then the setting should be set to [C6 (Retention)], because this considerably reduces the power consumption of the server in an idle state. The difference between [C6] and [C6 (Retention)] is the voltage, with which the processor is operated in this package C-state. In the case of [C6 (Retention)] the voltage and thus also the power consumption are reduced even further.

## UPI Link L1

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration <cpu configuration<="" td=""><td>UPI Link L1</td><td>Disabled <b>Enabled</b></td><td>Enabled</td><td>Disabled</td><td>Enabled</td></cpu>	UPI Link L1	Disabled <b>Enabled</b>	Enabled	Disabled	Enabled

This BIOS option enables or disables Intel Ultra Path Interconnect (UPI) Link L1 power saving state. L1 state, which is deeper power saving state than L0p, set all lanes of UPI link to standby mode and can save the power.

## **Uncore Frequency Scaling**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >CPU Configuration	Uncore Frequency Scaling	<b>Auto</b> Maximum Power Balanced	Auto	Maximum	Power Balanced

The Xeon Scalable processors work with independent frequencies for the individual cores and the so-called uncore area. Depending on the utilization, the frequencies are set accordingly for each area. This ensures that processors with a high utilization also achieve appropriate performance levels due to high frequencies. On the other hand, the frequencies can be reduced to a minimum if the processor or appropriate areas of a processor are not fully utilized in order to save energy.

#### BIOS optimization for 4th Generation Xeon Scalable Processor-based systems

The setting of this BIOS option controls the frequency of the uncore area. The standard setting [Disabled] ensures that the uncore frequency is regulated by the processor itself. The frequency can vary between the minimum and the maximum possible uncore frequency according to the current CPU utilization. The possible uncore frequency depends on the processor type used and can accordingly be above or below the nominal frequency of the processor. The [Maximum] setting ensures that the uncore area of the processor always works at its maximum frequency, even if the cores are only slightly utilized or are even in an idle state. The power consumption is also accordingly higher. For this reason, the setting should normally always be set to Disabled for this option. Applications with high demands of I/O latency or generally I/O-intensive applications, which place no load or only a very small load on the processors, are the exceptions. In this situation, the processor's power management mechanisms attempt to reduce the frequency to a minimum. If this happens, the frequency of the so-called uncore area is also automatically lowered. As the entire I/O communication (PCIe, memory, UPI, etc.) is via the uncore area, this would have a negative effect on the I/O throughput. The [Uncore Frequency Override = Maximum] setting would prevent this, but the resulting increase in electrical power consumption cannot be avoided. The [Power balanced] setting behaves so that power consumption and performance is balanced.

## Stale AtoS

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >CPU Configuration	Stale AtoS	Disabled Enabled	Auto	Auto	Auto
C C		Auto			

In the Xeon Scalable Processor, the in-memory directory has three states: I, A, and S. I (invalid) state means the data is clean and does not exist in any other socket's cache. The A (snoopAll) state means the data may exist in another socket in an exclusive or modified state. S (Shared) state means the data is clean and may be shared across one or more socket's caches.

When doing a read to memory, if the directory line is in the A state, we must snoop all the other sockets because another socket may have the line in modified state. If this is the case, the snoop will return the modified data. However, it may be the case that a line is read in A state and all the snoops come back a miss. This can happen if another socket reads the line earlier and then silently dropped it from its cache without modifying it. If the [Stale AtoS] feature is [Enabled], in the situation where a line in A state returns only snoop misses, the line will transition to S state. That way, subsequent reads to the line will encounter it in S state and not have to snoop, saving latency and snoop bandwidth. [Stale AtoS] may be beneficial in a workload where there are many cross-socket reads.

## LLC Dead Line Alloc

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration <cpu configuration<="" td=""><td>LLC Dead Line Alloc</td><td>Disabled <b>Enabled</b></td><td>Disabled</td><td>Enabled</td><td>Enabled</td></cpu>	LLC Dead Line Alloc	Disabled <b>Enabled</b>	Disabled	Enabled	Enabled

In the Xeon Scalable processor cache scheme, L2 cache evictions (due to no space in L2) are filled into L3 cache. If a cache line is evicted from L2 cache, the core can flag the evicted L2 cache lines as "dead." This means that the lines are not likely to be read again.

If the [LLC Dead Line Alloc] is [Disabled], dead lines will never fill into the L3 cache. This can help save space in the L3 Cache and prevent it from evicting useful data. If the [LLC Dead Line Alloc] is [Enabled], the L3 cache can opportunistically fill dead lines if there is free space available.

Comparative measurements have shown that [LLC Dead Line Alloc = Disabled] has minor performance advantages for integer workload. However, the effect depends on application cache usage. Before this option is changed, the effect should first be examined in a test environment.

## **CPU Performance Boost**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >CPU Configuration	CPU Performance	<b>Disabled</b> Moderate	Disabled	Disabled	Disabled
	Boost	Aggressive			

This BIOS option runs the processor in a mode that uses high power to improve performance. [Disabled] is normal operating mode. [Moderate] can operate CPU at higher frequencies than [Disabled], and while some workloads can be expected to perform better, it can be less power efficient, and the processor may show more power and higher temperature. [Aggressive] is the maximum performance mode, but it shows more power and higher temperature than [Moderate].

If you change this BIOS option, you must pay close attention to the operating environment of the server including cooling, as it increases processor power and temperature.

## Loctorem Thresholds Normal / Empty

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >CPU Configuration	Loctorem Thresholds Normal	<b>Auto</b> Low	Auto	Auto	Auto
Loctorem Thresholds Empty	Thresholds				

This BIOS option is a feature that limits the number of UPI transactions from the local CPU socket to the remote CPU socket (**Loc**al **to re**mote) to reduce the load on the remote CPU socket.

On Xeon scalable processors, both remote and local UPI requests are handled by a feature called Table Of Requests (TOR). Therefore, if a bottleneck occurs in the UPI, remote requests on one CPU socket may remain in the TOR for a long time and become saturated, making it impossible to adequately serve its own local requests. This imbalance can occur in application workloads where remote traffic is high, resulting in performance degradation.

Of the two options, [Loctorem Thresholds Normal] controls the number of requests to the remote CPU socket that are allowed into the pipeline when there are remote requests in the pipeline, and [Loctorem Thresholds Empty] controls the number of requests to the remote CPU socket that are allows into the pipeline when there are no remote requests in the pipeline. [Auto] automatically selects the recommended values based on the number of CPU sockets and UPI links. [Low] selects the recommended setting for workloads that run out of UPI bandwidth.

## **OSB (Opportunistic Snoop Broadcast)**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >CPU Configuration	OSB (Opportunistic Snoop Broadcast)	Disabled Enabled <b>Auto</b>	Auto	Auto	Auto

Xeon Scalable Processors have an in-memory structure called the "directory" that maintains memory usage information, thereby maintaining data consistency between CPU sockets. Each time a memory access is made, the "directory" is checked and a snoop is issued to the remote CPU socket depending on the memory usage being accessed. [OSB (Opportunistic Snoop Broadcast)] is a feature to reduce the memory access overhead of checking the "directory".

When [Auto] or [Enabled] is selected, CPU can issue a snoop to the remote CPU socket before checking the "directory" to reduce latency for data transfers between CPU sockets if there is enough UPI bandwidth. In a configuration with two CPUs, there is usually enough UPI bandwidth between CPUs, but in a configuration with four or more CPUs, there are fewer UPI links between CPUs, so snoops caused by enabling this feature may create a bottleneck of UPI bandwidth, especially for workloads such as in-memory databases or streaming stores that incur large amounts of remote traffic. In application environments where the UPI can be a bottleneck, selecting [Disabled] may improve performance.

## Virtual NUMA

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >Memory Configuration	Virtual NUMA	<b>Disabled</b> Enabled	Disabled	Disabled	Disabled


When [SNC(Snub NUMA) is disabled, only one NUMA (Non-Uniform Memory Access) node is created per processor. In that case, if [Virtual NUMA] is enabled, BIOS divides the physical NUMA node into two virtual NUMA nodes in the ACPI table.

Since the current Windows server OS can handle up to 64 logical processors per NUMA node, the logical processors in excess of 64 are assigned to a NUMA node which doesn't have the memory resource and it results in the inefficient use of the memory. If you use a processor which has more than 64 logical processors with [SNC(Sub NUMA)] disabled, enabling this feature is useful to avoid performance degradation.

## SNC(Sub NUMA)

BIOS Setup Menu	BIOS Option	Setting	Performance		Energy Efficiency
Configuration	SNC(Sub NUMA)	Disabled	Enable SNC4	Enable SNC4	Enable SNC4
>Memory Configuration		Enable SNC2			
		Enable SNC4			

This BIOS option enables or disables Sub NUMA Clustering feature. [Enable SNC2] or [Enable SNC4] breaks up L3 cache into two disjointed clusters based on address range, with each cluster bound to one memory controller and cores in a processor. Memory interleaving is not performed across the NUMA nodes.



## Memory architecture and SNC in XCC (Left) and MCC (Right)

Each cluster is seen as one NUMA domain from operating system and SNC improves average "local" L3 cache and memory latency within NUMA node. SNC is specially recommended for NUMA-optimized applications to achieve the lowest possible local memory latency and the highest possible local memory bandwidth.

On the other hand, DIMMs must be equally installed between all memory controllers to enable SNC. Depending on the DIMM installation, this feature may be disabled even when [SNC(Sub

NUMA)] is enabled in BIOS menu. In the case that SNC is enabled, performance can get worse if the application is not NUMA optimized. Moreover, it should be noted that if some cores are disabled in [Active Processor Cores] option, NUMA nodes having less cores or no core may be created and cause performance degradation.

## **UMA-Based Clustering**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >Memory Configuration	UMA-Based Clustering	Hemisphere (2-cluster) <b>Quadrant (4- clusters)</b>	Quadrant (4- clusters)	Quadrant (4- clusters)	Quadrant (4- clusters)

This BIOS option enables or disables UMA (Unified Memory Access) based clustering feature when [SNC(Sub NUMA)] is disabled. If [UMA-Based Clustering] was set to [Hemisphere (2-clusters)] or [Quadrant (4-clusters)], BIOS creates two or four clusters which the operating system isn't aware of. Unlike the SNC, the system address range and the cores in the processor are not divided into the clusters but the L3 cache and memory controllers are bound to either of clusters based on each affinity. Since this improves the access performance between L3 cache and memory controllers, this feature can improve the performance in UMA based workloads without the awareness of OS.

If DIMM installation is not bilaterally symmetric in Figure in [SNC(Sub NUMA)], this feature cannot be enabled.

In MCC, when [SNC(Sub NUMA)] is set to [Disabled], this option is automatically set to [Hemisphere (2-clusters)] and cannot be changed.

## DDR Performance

BIOS Setup Menu	BIOS Option	Setting	Performance		Energy Efficiency
Configuration >Memory Configuration	DDR Performance	Performance optimized Energy optimized	Performance optimized	Performance optimized	Performance optimized

This BIOS option controls the speed with which the memory modules are operated. In this respect, it is necessary to weigh up between performance and energy consumption. The [Performance optimized] setting operates the DIMMs with the maximum possible speed, depending on the CPU type used and the memory configuration, and as a result, it provides the highest possible memory performance. The [Energy optimized] setting always restricts the memory frequency to the lowest memory frequency supported.

## **Patrol Scrub**

BIOS Setup Menu	BIOS Option	Setting	Performance	Low Latency	Energy Efficiency
Configuration >Memory Configuration	Patrol Scrub	<b>Disabled</b> Enabled at End of POST	Disabled	Disabled	Disabled

This BIOS option enables or disables the so-called memory scrubbing, which cyclically accesses the main memory of the system in the background, regardless of the operating system, to detect and correct memory errors in a preventive way. In general workloads, the performance impact is small even if [Patrol Scrub] is enabled. But since the time of this memory test cannot be influenced, it may cause the variability of the performance under certain circumstances. The disabling of the [Patrol Scrub] option increases the probability of discovering memory errors in case of active accesses by the operating system. Until these errors are correctable, the ECC technology of the memory modules ensures that the system continues to run in a stable way. However, too many correctable memory errors increase the risk of discovering non-correctable errors, which then result in a system standstill.

## Appendix

Based on the profile you selected in [Application Profile] option, the following BIOS settings are automatically selected (in BIOS menu, modified settings are also visible), depending on the profile selected. Any BIOS settings that are not listed in the table and the blank spaces in the table will not be changed from the existing settings. After selecting the profile that most closely matches your workload in this BIOS option, you can override and change any BIOS options individually, including settings automatically changed in the [Application Profile] option, as needed. The settings take effect after you save and restart.

For BIOS options not included in this white paper, refer to the "BIOS Setup Utility" manual for your specific model from the support pages listed in the related publications.

#### Settings of Application Profile option for RX2530 M7 / RX2540 M7 / CX2550 M7 / CX2560 M7 / TX2550 M7 (1/2)

Option Name	Default	Total Throughput Performance	Single Thread Performance	Energy Efficient	Virtualization Performance	Low Latency
CPU Configuration						
Hyper-Threading	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled
Hardware Prefetcher	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
Adjacent Cache Line Prefetch	Enabled	Enabled	Disabled	Disabled	Enabled	Enabled
DCU Streamer Prefetcher	Enabled	Disabled	Enabled	Disabled	Enabled	Enabled
DCU Ip Prefetcher	Enabled	Enabled	Enabled		Enabled	Enabled
Intel Virtualization Technology	Enabled				Enabled	
Intel(R) VT-d	Enabled			Disabled	Enabled	
Enhanced SpeedStep	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Turbo Mode	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Optimized Power Mode	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Energy Performance	Energy Efficient			Energy Efficient	Balanced Performance	Performance
Override OS Energy Performance	Disabled	Disabled	Disabled	Disabled	Disabled	Enabled
Utilization Profile	Even	Even	Even	Even	Even	Unbalanced
HWPM Support	Native Mode	Native Mode	Disabled	Native Mode	Native Mode	Disabled
CPU C1E Support	Enabled	Enabled	Enabled		Enabled	Disabled
CPU C6 Report	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled
Package C State limit	C6	C0	C0	C6 (Retention)	C0	C0
Uncore Frequency Scaling	Auto	Auto	Auto	Power balanced	Auto	Maximum
Stale AtoS	Auto					
LLC Dead Line Alloc	Enabled			Enabled		
LLC Prefetch	Disabled	Disabled	Disabled	N/A	Disabled	Disabled

SNC (Sub NUMA)	(XCC) Disabled	SNC4	Disabled	SNC4	SNC4	SNC4
	(MCC) Disabled	SNC2		SNC2	SNC2	SNC2
UMA-Based Clustering	(XCC) Quadrant (4- clusters)		Quadrant (4- clusters)			
DDR Performance	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized

#### PCI Subsystem Configuration

ASPM Support	Disabled		Auto		Disabled
SR-IOV Support	Enabled			Enabled	

#### Settings of Application Profile option for RX2530 M7 / RX2540 M7 / CX2550 M7 / CX2560 M7 / TX2550 M7 (2/2)

ption Name	Default	Online	Decision	I/O	Memory	<b>CPU Intensiv</b>
		Transaction	Support	Throughput	Intensive HPC	НРС
		Processing				
PU Configuration						
Hyper-Threading	Enabled	Enabled	Enabled		Enabled	Disabled
Hardware Prefetcher	Enabled	Disabled	Enabled		Enabled	Enabled
Adjacent Cache Line Prefetch	Enabled	Enabled	Enabled		Enabled	Enabled
DCU Streamer Prefetcher	Enabled	Enabled	Disabled		Disabled	Enabled
DCU Ip Prefetcher	Enabled	Enabled	Enabled		Enabled	Enabled
Intel Virtualization Technology	Enabled	Enabled	Enabled		Disabled	
Intel(R) VT-d	Enabled	Enabled	Enabled			
Enhanced SpeedStep	Enabled	Enabled	Enabled		Enabled	Enabled
Turbo Mode	Enabled	Enabled	Enabled		Enabled	Enabled
Optimized Power Mode	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Energy Performance	Energy Efficient		Performance	Performance		
Override OS Energy Performance	Disabled	Disabled	Disabled	Enabled	Disabled	Disabled
Utilization Profile	Even	Unbalanced	Even	Unbalanced	Even	Even
HWPM Support	Native Mode	Native Mode	Native Mode		Native Mode	Native Mode
CPU C1E Support	Enabled	Enabled	Disabled	Disabled	Enabled	Enabled
CPU C6 Report	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
Package C State limit	C6	CO	C0	C0	C6	C6
Uncore Frequency Scaling	Auto	Maximum	Auto	Maximum	Auto	Auto
Stale AtoS	Auto		Auto		Enabled	Auto
LLC Dead Line Alloc	Enabled		Enabled		Disabled	Enabled
LLC Prefetch	Disabled	Disabled	Disabled		Disabled	Disabled
emory Configuration		-	<b>I</b>			
SNC (Sub NUMA)	(XCC) Disabled	SNC4	Disabled	N/A	SNC4	Disabled
	(MCC) Disabled	SNC2			SNC2	
UMA-Based Clustering	(XCC) Quadrant (4- clusters)		Quadrant (4- clusters)			Quadrant (4- clusters)
DDR Performance	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized

#### PCI Subsystem Configuration

ASPM Support	Disabled	Disabled	Disabled	Disabled	
SR-IOV Support	Enabled		Disabled		

#### Settings of Application Profile option for RX4770 M7 (1/2)

ption Name	Default	Total Throughput	Single Thread Performance	Energy Efficient	Virtualization Performance	Low Latency
		Performance				
PU Configuration						
Hyper-Threading	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled
Hardware Prefetcher	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
Adjacent Cache Line Prefetch	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
DCU Streamer Prefetcher	Enabled	Disabled	Enabled	Disabled	Enabled	Enabled
DCU Ip Prefetcher	Enabled	Enabled	Enabled		Enabled	Enabled
Intel Virtualization Technology	Enabled	Enabled	Enabled		Enabled	
Intel(R) VT-d	Enabled			Disabled	Enabled	
Enhanced SpeedStep	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Turbo Mode	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Optimized Power Mode	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Energy Performance	Energy Efficient			Energy Efficient	Balanced Performance	Performance
Override OS Energy Performance	Disabled	Disabled	Disabled	Disabled	Disabled	Enabled
Utilization Profile	Even	Even	Even	Even	Even	Unbalanced
HWPM Support	Native Mode	Native Mode	Native Mode	Native Mode	Native Mode	Disabled
CPU C1E Support	Enabled	Enabled	Enabled		Enabled	Disabled
CPU C6 Report	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled
Package C State limit	C6	C0	C6	C6 (Retention)	C0	C0
Uncore Frequency Scaling	Auto	Auto	Auto	Power balanced	Auto	Maximum
Stale AtoS	Auto					
LLC Dead Line Alloc	Enabled	Disabled	Enabled	Enabled		
LLC Prefetch	Disabled	Disabled	Disabled		Disabled	Disabled
Loctorem Thresholds Normal	Auto					
Loctorem Thresholds Empty	Auto					
OSB (Opportunistic Snoop Broadcast)	Auto					
lemory Configuration						
SNC (Sub NUMA)	(XCC) Disabled	SNC4	SNC2	SNC4	SNC4	SNC4
	(MCC) Disabled	SNC2	Disabled	SNC2	SNC2	SNC2
UMA-Based Clustering	(XCC) Quadrant (4- clusters)					
DDR Performance	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized
CI Subsystem Configuration	on					
ASPM Support	Disabled	Auto	Auto	Auto		Disabled

Enabled

SR-IOV Support

Enabled

### Settings of Application Profile option for RX4770 M7 (2/2)

Option Name	Default	Online	Decision	I/O	Memory	CPU Intensive
		Transaction	Support	Throughput	Intensive HPC	НРС
		Processing				
PU Configuration		•				
Hyper-Threading	Enabled	Enabled	Enabled		Disabled	Disabled
Hardware Prefetcher	Enabled	Disabled	Enabled		Enabled	Enabled
Adjacent Cache Line Prefetch	Enabled	Enabled	Enabled		Enabled	Enabled
DCU Streamer Prefetcher	Enabled	Enabled	Disabled		Disabled	Enabled
DCU Ip Prefetcher	Enabled	Enabled	Enabled		Enabled	Enabled
Intel Virtualization Technology	Enabled	Enabled	Enabled		Disabled	
Intel(R) VT-d	Enabled	Enabled	Enabled			
Enhanced SpeedStep	Enabled	Enabled	Enabled		Enabled	Enabled
Turbo Mode	Enabled	Enabled	Enabled		Enabled	Enabled
Optimized Power Mode	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Energy Performance	Energy Efficient		Performance	Performance		
Override OS Energy Performance	Disabled	Disabled	Disabled	Enabled	Disabled	Disabled
Utilization Profile	Even	Unbalanced	Even	Unbalanced	Even	Even
HWPM Support	Native Mode	Native Mode	Native Mode		Native Mode	Native Mode
CPU C1E Support	Enabled	Enabled	Disabled	Disabled	Enabled	Enabled
CPU C6 Report	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
Package C State limit	C6	C0	C0	C0	C6	C6
Uncore Frequency Scaling	Auto	Maximum	Auto	Maximum	Auto	Auto
Stale AtoS	Auto		Auto		Enabled	Auto
LLC Dead Line Alloc	Enabled		Enabled		Disabled	Enabled
LLC Prefetch	Disabled	Disabled	Disabled			
Loctorem Thresholds Normal	Auto		Low			
Loctorem Thresholds Empty	Auto		Low			
OSB (Opportunistic Snoop Broadcast)	Auto		Disable			
lemory Configuration	•	·	·	·	·	
SNC (Sub NUMA)	(XCC) Disabled	SNC4	Disabled		SNC4	Disabled
	(MCC) Disabled	SNC2	Disabled		SNC2	Disabled
UMA-Based Clustering	(XCC) Quadrant (4- clusters)		Quadrant (4- clusters)			Quadrant (4- clusters)
DDR Performance	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized
CI Subsystem Configuration	on					
ASPM Support	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled

Disabled

Enabled

SR-IOV Support

#### Settings of Application Profile option for RX8770 M7 (1/2)

otion Name	Default	Total	Single Thread	Energy	Virtualization	Low Latenc
		Throughput	Performance	Efficient	Performance	
		Performance				
PU Configuration						
Hyper-Threading	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled
Hardware Prefetcher	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
Adjacent Cache Line Prefetch	Enabled	Disabled	Disabled	Disabled	Enabled	Enabled
DCU Streamer Prefetcher	Enabled	Disabled	Enabled	Disabled	Enabled	Enabled
DCU Ip Prefetcher	Enabled	Enabled	Enabled		Enabled	Enabled
Intel Virtualization Technology	Enabled				Enabled	
Intel(R) VT-d	Enabled			Disabled	Enabled	
Enhanced SpeedStep	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Turbo Mode	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Optimized Power Mode	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Energy Performance	Performance			Energy Efficient	Balanced Performance	Performance
Override OS Energy Performance	Disabled	Disabled	Disabled	Disabled	Disabled	Enabled
Utilization Profile	Even	Even	Even	Even	Even	Unbalanced
HWPM Support	Native Mode	Native Mode	Native Mode	Native Mode	Native Mode	Disabled
CPU C1E Support	Enabled	Disabled	Enabled		Enabled	Disabled
CPU C6 Report	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled
Package C State limit	C0	C0	C0	C6 (Retention)	C0	C0
Uncore Frequency Scaling	Auto	Auto	Auto	Power balanced	Auto	Maximum
Stale AtoS	Auto					
LLC Dead Line Alloc	Enabled	Disabled	Disabled	Enabled		
LLC Prefetch	Disabled	Disabled	Disabled		Disabled	Disabled
Loctorem Thresholds Normal	Auto					
Loctorem Thresholds Empty	Auto					
OSB (Opportunistic Snoop Broadcast)	Auto					
emory Configuration					•	
SNC (Sub NUMA)	Disabled	SNC4	Disabled	SNC4	SNC4	SNC4
UMA-Based Clustering	Quadrant (4- clusters)					
DDR Performance	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized
CI Subsystem Configuration	on					
ASPM Support	Disabled			Auto		Disabled
SR-IOV Support	Enabled				Enabled	

## Settings of Application Profile option for RX8770 M7 (2/2)

			Profile option for	-		
otion Name	Default	Online	Decision	I/O	Memory	CPU Intensiv
		Transaction	Support	Throughput	Intensive HPC	HPC
		Processing				
PU Configuration						
Hyper-Threading	Enabled	Enabled	Enabled		Disabled	Disabled
Hardware Prefetcher	Enabled	Disabled	Enabled		Enabled	Enabled
Adjacent Cache Line Prefetch	Enabled	Enabled	Enabled		Enabled	Enabled
DCU Streamer Prefetcher	Enabled	Enabled	Disabled		Disabled	Enabled
DCU Ip Prefetcher	Enabled	Enabled	Enabled		Enabled	Enabled
Intel Virtualization Technology	Enabled	Enabled	Enabled			
Intel(R) VT-d	Enabled	Enabled	Enabled			
Enhanced SpeedStep	Enabled	Enabled	Enabled		Enabled	Enabled
Turbo Mode	Enabled	Enabled	Enabled		Enabled	Enabled
Optimized Power Mode	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Energy Performance	Performance		Performance	Performance		
Override OS Energy Performance	Disabled	Disabled	Disabled	Enabled	Disabled	Disabled
Utilization Profile	Even	Unbalanced	Even	Unbalanced	Even	Even
HWPM Support	Native Mode	Native Mode	Native Mode		Native Mode	Native Mode
CPU C1E Support	Enabled	Enabled	Disabled	Disabled	Enabled	Enabled
CPU C6 Report	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
Package C State limit	C0	C0	C0	C0	C0	C0
Uncore Frequency Scaling	Auto	Maximum	Auto	Maximum	Auto	Auto
Stale AtoS	Auto		Auto		Auto	Auto
LLC Dead Line Alloc	Enabled		Enabled		Disabled	Enabled
LLC Prefetch	Disabled	Disabled	Disabled		Disabled	Disabled
Loctorem Thresholds Normal	Auto		Low			
Loctorem Thresholds Empty	Auto		Low			
OSB (Opportunistic Snoop Broadcast)	Auto		Disable			
emory Configuration						
SNC (Sub NUMA)	Disabled	SNC4	Disabled		SNC4	Disabled
UMA-Based Clustering	Quadrant (4- clusters)		Quadrant (4- clusters)			Quadrant (4- clusters)
DDR Performance	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized
CI Subsystem Configuration	on					
ASPM Support	Disabled	Disabled	Disabled	Disabled		
SR-IOV Support	Enabled		Disabled			

#### Settings of Application Profile option for PRIMEQUEST 4000 Series (1/2)

Option Name	Default	Total Throughput Performance	Single Thread Performance	Energy efficient	Virtualization Performance	
PU Configuration						
Hyper-Threading	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled
Hardware Prefetcher	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
Adjacent Cache Line Prefetch	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
DCU Streamer Prefetcher	Enabled	Disabled	Enabled	Disabled	Enabled	Enabled
DCU Ip Prefetcher	Enabled	Enabled	Enabled		Enabled	Enabled
Intel Virtualization Technology	Enabled	Enabled	Enabled		Enabled	
Intel(R) VT-d	Enabled			Disabled	Enabled	
Enhanced SpeedStep	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Turbo Mode	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Optimized Power Mode	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Energy Performance	Performance	Performance	Performance	Energy Efficient	Balanced Performance	Performance
Override OS Energy Performance	Disabled	Disabled	Disabled	Disabled	Disabled	Enabled
Utilization Profile	Even	Even	Even	Even	Even	Unbalanced
HWPM Support	Native Mode	Native Mode	Native Mode	Native Mode	Native Mode	Disabled
CPU C1E Support	Enabled	Enabled	Enabled		Enabled	Disabled
CPU C6 Report	Enabled	Enabled	Enabled	Enabled	Enabled	Disabled
Package C State limit	C0	C0	C0	C6 (Retention)	C0	C0
Uncore Frequency Scaling	Auto	Auto	Auto	Power balanced	Auto	Maximum
Stale AtoS	Auto					
LLC Dead Line Alloc	Enabled	Disabled	Enabled	Enabled		
LLC Prefetch	Disabled	Disabled	Disabled		Disabled	Disabled

#### Memory Configuration

SNC (Sub NUMA)	(XCC 搭載時)	SNC4	SNC2	SNC4	SNC4	SNC4
	Disabled					
	(MCC 搭載時)	SNC2	Disabled	SNC2	SNC2	SNC2
	Disabled					
UMA-Based Clustering	(XCC 搭載時)					
Clostering	Quadrant (4- clusters)					
DDR Performance	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized

#### PCI Subsystem Configuration

ASPM Support	Disabled	Auto	Auto	Auto		Disabled
SR-IOV Support	Enabled				Enabled	

#### Settings of Application Profile option for PRIMEQUEST 4000 series (2/2)

Option Name	Default	Online Transaction	Decision Supoprt	I/O Throughput	Memory Intensive HPC	CPU Intensive
			Sopopie	Throughput	lincensive rif C	HPC
CPU Configuration		Processing				HPC
•	<b>E</b>		E. I.I. I			D' LL L
Hyper-Threading	Enabled	Enabled	Enabled		Disabled	Disabled
Hardware Prefetcher	Enabled	Disabled	Enabled		Enabled	Enabled
Adjacent Cache Line Prefetch	Enabled	Enabled	Enabled		Enabled	Enabled
DCU Streamer Prefetcher	Enabled	Enabled	Disabled		Disabled	Enabled
DCU Ip Prefetcher	Enabled	Enabled	Enabled		Enabled	Enabled
Intel Virtualization Technology	Enabled	Enabled	Enabled		Disabled	
Intel(R) VT-d	Enabled	Enabled	Enabled			
Enhanced SpeedStep	Enabled	Enabled	Enabled		Enabled	Enabled
Turbo Mode	Enabled	Enabled	Enabled		Enabled	Enabled
Optimized Power Mode	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Energy Performance	Performance		Performance	Performance		
Override OS Energy Performance	Disabled	Disabled	Disabled	Enabled	Disabled	Disabled
Utilization Profile	Even	Unbalanced	Even	Unbalanced	Even	Even
HWPM Support	Native Mode	Native Mode	Native Mode		Native Mode	Native Mode
CPU C1E Support	Enabled	Enabled	Disabled	Disabled	Enabled	Enabled
CPU C6 Report	Enabled	Enabled	Enabled	Disabled	Enabled	Enabled
Package C State limit	C6	C0	CO	CO	CO	C0
Uncore Frequency Scaling	Auto	Maximum	Auto	Maximum	Auto	Auto
Stale AtoS	Auto		Auto		Enabled	Auto
LLC Dead Line Alloc	Enabled		Enabled		Disabled	Enabled
LLC Prefetch	Disabled	Disabled	Disabled			
lemory Configuration						
SNC(Sub NUMA)	(XCC 搭載時)	SNC4	Disabled		SNC4	Disabled

SNC(Sub NUMA)	(XCC 搭載時)	SNC4	Disabled		SNC4	Disabled
	Disabled					
	(MCC 搭載時) Disabled	SNC2	Disabled		SNC2	Disabled
UMA-Based Clustering	(XCC 搭載時) Quadrant (4- clusters)		Quadrant (4- clusters)			Quadrant (4- clusters)
DDR Performance	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized	Performance optimized

### PCI Subsystem Configuration

	•					
ASPM Support	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
 SR-IOV Support	Enabled		Disabled			

## Literature

### PRIMERGY / PRIMEQUEST Servers

https://www.fujitsu.com/global/products/computing/servers/primergy/

https://www.fujitsu.com/global/products/computing/servers/mission-critical/index.html

#### BIOS optimization for 4th Generation Xeon Scalable Processor-based systems

This Whitepaper

https://docs.ts.fujitsu.com/dl.aspx?id=d9d38fdc-87de-4b78-9c2f-5ad25ceb32ae

https://docs.ts.fujitsu.com/dl.aspx?id=cbcdbe16-0a73-49ce-8765-355602fb16d1

### **PRIMERGY Performance**

https://www.fujitsu.com/global/products/computing/servers/primergy/benchmarks/

### PRIMERGY Manuals

#### Support Site:

#### https://support.ts.fujitsu.com/

You can download "BIOS Setup Utility" by searching the following document name per model.

- RX2530 M7 BIOS Setup Utility: "D3982 BIOS Setup Utility"
- RX2540 M7 BIOS Setup Utility: "D3983 BIOS Setup Utility"
- CX2550 M7/ CX2560 M7 BIOS Setup Utility: "D3988/D3989 BIOS Setup Utility"
- TX2550 M7 BIOS Setup Utility: "D3985 BIOS Setup Utility"
- RX4770 M7 BIOS Setup Utility: "D3984 BIOS Setup Utility"
- RX8770 M7 BIOS Setup Utility: "D4029 BIOS Setup Utility"

### Operating System Performance Tuning Guidelines

• Microsoft Windows:

https://docs.microsoft.com/en-us/windows-server/administration/performance-tuning/

• RedHat Linux:

https://access.redhat.com/documentation/en-

us/red\_hat\_enterprise\_linux/8/html/monitoring\_and\_managing\_system\_status\_and\_performance\_ /index

https://access.redhat.com/documentation/en-

us/red\_hat\_enterprise\_linux/9/html/monitoring\_and\_managing\_system\_status\_and\_performance /index

• SUSE Linux:

https://documentation.suse.com/sles/15-SP4/html/SLES-all/book-tuning.html https://documentation.suse.com/sles/15-SP5/html/SLES-all/book-tuning.html

• VMware vSphere:

https://www.vmware.com/files/pdf/techpaper/VMW-Tuning-Latency-Sensitive-Workloads.pdf https://www.vmware.com/techpapers/2022/vsphere-esxi-vcenter-server-70U3-performancebest-practices.html

https://www.vmware.com/techpapers/2022/vsphere-esxi-vcenter-server-80-performance-best-practices.html

https://www.vmware.com/techpapers/2023/vsphere-esxi-vcenter-server-80U1-performancebest-practices.html

#### Document change history

Version	Date	Description
1.2	2023-09-12	Add items for PRIMEQUEST 4000 series
1.1	2023-08-08	Add items for RX4770 M7 / RX8770 M7
1.0	2023-07-04	New

#### Contact

#### Fujitsu

Web site: <u>https://www.fujitsu.com</u> **PRIMERGY Performance and Benchmarks** <u>mailto:fj-benchmark@dl.jp.fujitsu.com</u> © Fujitsu 2023. All rights reserved. Fujitsu and Fujitsu logo are trademarks of Fujitsu Limited registered in many jurisdictions worldwide. Other product, service and company names mentioned herein may be trademarks of Fujitsu or other companies. This document is current as of the initial date of publication and subject to be changed by Fujitsu without notice. This material is provided for information purposes only and Fujitsu assumes no liability related to its use.